

LOOP FILTER AND METHOD FOR ADJUSTING A COMPENSATING
CURRENT OF THE SAME

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

5 The invention relates to a loop filter, and more particular to a loop filter capable of reducing an undesired loop current generated by offset voltage of OP amplifier in the loop filter so as to reduce the ripple of the control voltage of voltage controlled oscillator (VCO) by adjusting a compensating current of the OP amplifier in the loop filter.

10 **DESCRIPTION OF THE RELATED ART**

 A phase locked loop (hereinafter referred to as PLL) is employed to generate an oscillated clock having the same phase with a reference clock. As shown in FIG. 1, a typical PLL includes a phase detector 11, a charge pump 12, a loop filter 13, a voltage control oscillator (hereinafter referred to as VCO) 14, and
15 a frequency divider 15. The phase detector 11 detects the phase difference between an input signal IN and a phase-locked clock PLCK2, and outputs control pulses UP and DN to control the charge pump 12 according to the phase difference. For example, when the phase of the phase-locked clock PLCK2 leads the phase of the input signal IN, the width of the control pulse UP is smaller
20 than the width of the control pulse DN, so that the charge pump 12 generates a negative control current I_{cp} . The loop filter 13 reduces the control voltage V_{ctl}

according to the negative control current I_{cp} , and thus the VCO 14 reduces the frequency of the phase-locked clock PLCK1. On the contrary, when the phase of the phase-locked clock PLCK2 lags behind the phase of the input signal IN, the width of the control pulse UP is greater than the width of the control pulse DN, so
 5 that the charge pump 12 generates a positive control current I_{cp} . The loop filter 13 increases the control voltage V_{ctl} according to the negative control current I_{cp} , and thus the VCO 14 increases the frequency of the phase-locked clock PLCK1.

FIG. 2 is a circuit of a conventional loop filter. Referring to FIG. 2, the loop filter 20 includes a charge/discharge path constituted by a resistor R1 and a
 10 capacitor C1. The control current I_{cp} charges/discharges the capacitor C1 through the resistor R1 to enable the loop filter 20 to generate the control voltage V_{ctl} . As shown in the drawing, the control voltage V_{ctl} is the summation of the voltage on the resistor R1 and the voltage on the capacitor C1. However, if the desired loop bandwidth of PLL is small, the capacitor in loop filter 20 becomes
 15 extremely large as to generate a proper control voltage V_{ctl} . However, a larger capacitor may occupy larger area, and the chip cannot be miniaturized accordingly.

FIG. 3 is a circuit of another conventional loop filter. As shown in the drawing, the loop filter 30 includes a charge/discharge path constituted by a
 20 resistor R2 and a capacitor C2, and further includes a second resistor R3 and an OP amplifier 34. If the offset between the + input terminal and – input terminal of the OP amplifier 34 is ignored, the voltage of the output terminal of the OP

amplifier 34 equals to the voltage of the input terminal. Therefore, the voltage of $R2 \cdot I2$ should be equal to the voltage of $R3 \cdot I3$. Consequently, as long as the ratio of the resistance of the resistor R2 to that of the resistor R3 is properly adjusted, the current flowing into the capacitor C2 may be reduced, and the capacitance of the capacitor C2 may be reduced accordingly. For example, if $R2:R3$ is 9:1, then $I2 = 1/10 \cdot I_{cp}$, so the capacitance of the capacitor C2 also may be reduced to one-tenth of that of the capacitor C1 in the FIG. 2. However, the actual voltages at the two input terminals of the OP amplifier of the loop filter 30 are not completely the same, thereby causing a voltage difference between the first input terminal (e.g., + input terminal) and the output terminal and causing a loop current I_{sw} accordingly. The loop current I_{sw} may cause the voltage of the capacitor C2 to be changed and make the control voltage V_{ctl} unstable. In addition, in order to make the loop filter 30 of FIG. 3 equivalent to the loop filter 20 of FIG. 2, the resistance of the parallel resistors R2 and R3 has to equal to that of resistor R1. Consequently, if $R2:R3$ is 9:1, the resistance of the resistor R2 is about ten times of that of the resistor R1. Too large resistance may cause difficulty in design.

SUMMARY OF THE INVENTION

In view of the above-mentioned problems, it is therefore an object of the invention to provide a loop filter capable of reducing a loop current of an OP amplifier in the loop filter so as to enhance the stability of an output voltage.

Another object of the invention is to provide a method for adjusting a

compensating current of a loop filter so as to enhance the stability of an output voltage of the loop filter.

To achieve the above-mentioned objects, the loop filter of the invention, includes a first resistor, a capacitor, a second resistor, a compensating unit, an OP
5 amplifier, and a current source. The first resistor has a first terminal for receiving a control current. The capacitor is connected to a second terminal of the first resistor. The second resistor has a first terminal connected to the first terminal of the first resistor. The compensating unit generates a compensating voltage and has a first terminal connected to a second terminal of the second
10 resistor. The OP amplifier has an output terminal connected to the second terminal of the second resistor, a first input terminal connected to the second terminal of the first resistor, and a second input terminal connected to a second terminal of the compensating unit. The current source provides a compensating current and is connected to the second terminal of the compensating unit.

15 The loop filter utilizes the compensating unit to compensate the offset between the two input terminals of the amplifier. Therefore, the loop current of the OP amplifier can be reduced or eliminated and the control voltage is stable.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a digital phase locked loop.

20 FIG. 2 is a circuit of a conventional loop filter.

FIG. 3 is a circuit of another conventional loop filter.

FIG. 4 is a circuit of a loop filter according to a first embodiment of the

invention.

FIG. 5 shows a flow chart of a method for generating a compensating current of the loop filter according to the first embodiment of the invention.

FIG. 6 is a circuit of a loop filter according to a second embodiment of the
5 invention.

FIG. 7 shows a flow chart of a method for generating a compensating current of a loop filter according to the second embodiment of the invention.

FIG. 8 is a circuit of a loop filter according to a third embodiment of the invention.

10 FIG. 9 is a circuit of a loop filter according to a fourth embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

The loop filter and method for adjusting the compensating current of the OP amplifier of the present invention will be described with reference to the
15 accompanying drawings.

The loop filter of the invention utilizes a compensating unit to provide a reversed voltage to balance the offset V_{os} of the two input terminals of the OP amplifier. Thus, the voltage of the output terminal of the OP amplifier may be substantially equal to the voltage (capacitor's voltage) of the first input terminal so
20 that the loop current of the OP amplifier may be reduced or eliminated, and the stability of the output voltage may be enhanced accordingly.

FIG. 4 is a circuit of a loop filter according to a first embodiment of the

present invention. Referring to FIG. 4, the loop filter 40 of the present invention includes a charge/discharge path constituted by a first resistor R2 and a capacitor C2, a second resistor R3, a compensating unit 45, an OP amplifier 44, a current source 43, a decision unit 41, and a slew rate detector 42. The first resistor R2, the capacitor C2, the second resistor R3 and the OP amplifier 44 have the same functions as the corresponding elements in FIG. 3, and detailed description thereof will be omitted. In this embodiment, the first input terminal (positive input terminal) of the OP amplifier 44 is connected to the capacitor C2, and the second input terminal (negative input terminal) is connected to the compensating unit 45.

Since the offset V_{os} still exists between two input terminals of the OP amplifier 44 to cause the loop current I_{sw} , the present invention utilizes the compensating unit 45 to generate a reversed compensating voltage V_{com} to reduce the voltage difference between the voltage V_{op} of the output terminal of the OP amplifier 44 and the voltage V_{ip} of the capacitor C2, in order to reduce the loop current I_{sw} . The compensating unit 45 may be a resistor, or other elements. In addition, the current source 43 is utilized to provide a compensating current I_{com} to cause a reversed compensating voltage V_{com} . In this embodiment, the compensating current I_{com} flows from the compensating unit 45 into the current source 43. Therefore, as long as a proper compensating current I_{com} is provided, it is possible to make the reversed compensating voltage V_{com} equal to the offset V_{os} of the OP amplifier 44, thereby reducing or eliminating the loop current I_{sw} .

The method for obtaining the compensating current I_{com} will be described hereinbelow. The voltage V_{op} of the output terminal of the OP amplifier 44 may be represented by Equation (1), wherein R_{off} denotes the resistance value of the compensating unit 45:

$$5 \quad V_{op} = V_{ip} - V_{os} + I_{com} * R_{off} \quad \dots(1).$$

Thus, in order to make the voltage V_{op} equal to the voltage V_{ip} , the compensating current I_{com} should be represented by Equation (2):

$$I_{com} = V_{os} / R_{off} \quad \dots(2).$$

However, since the offsets V_{os} of the OP amplifiers have different
 10 magnitudes under different manufacturing processes or operation voltages, the decision unit 41 and the voltage slew rate detector 42 are utilized to generate the proper compensating current I_{com} . That is, after the phase-locked state, the voltage slew rate detector 42 is first utilized to detect a voltage slew rate of the voltage V_{op} at the output terminal of the OP amplifier 44. Then, the decision
 15 unit 41 generates a control signal to adjust the magnitude of the compensating current I_{com} of the current source 43 according to the magnitude of the voltage slew rate.

FIG. 5 shows a flow chart of a method for adjusting the compensating current. The flow chart is utilized to generate the compensating current I_{com} of
 20 the loop filter of FIG. 4. The method includes the following steps.

Step S500: initialization.

Step S502: close the loop and get the locked control voltage V_{ctl} . The

PLL's loop is first closed and the PLL operation is enabled until the locked state so as to generate the required control voltage V_{ctl} .

Step S504: open the loop of the PLL and get the voltage slew rate. The PLL's loop is opened (i.e., the charge pump current is not provided to the loop filter)
 5 and the voltage slew rate detector detects the slew rate SR and its slew rate polarity of the control voltage V_{ctl} .

Step S506: compare the absolute value of the voltage slew rate SR with a voltage threshold value. If the absolute value of the voltage slew rate SR is smaller than the slew rate threshold value, the best compensating current I_{com} has
 10 been generated, and the process jumps to step S520. Otherwise, the process jumps to step S508.

Step S508: determine whether the polarity of the voltage slew rate SR is reversed. If yes, the process jumps to step S516. Otherwise, the process jumps to step S510.

15 Step S510: if the voltage slew rate SR is greater than 0, it means that the positive compensating voltage is too great and the process jumps to step S512. Otherwise, jump to step S514.

Step S512: decrease the compensating current, and jump back to step S504.

Step S514: increase the compensating current and the jump back to step
 20 S504.

Step S516: increase the polarity converting times N.

Step S518: if the polarity converting times N is greater than 2, jump to step

S520. Otherwise, jump back to step S504.

Step S520: end.

Of course, in the above-mentioned steps, since the resolution of decreasing or increasing the compensating current is limited, the voltage slew rate SR may not be exactly adjusted to 0. Consequently, if the polarity converting times N in step S518 is greater than or equal to 2, it means that the optimum compensating current has been found. Of course, in step S520, it is also possible to further choose the compensating current of a smaller voltage slew rate SR during two polarity converting processes as the finally decided compensating current.

FIG. 6 is a circuit of a loop filter according to a second embodiment of the invention. Referring to FIG. 6, the loop filter 40' of the embodiment includes a charge/discharge path constituted by a first resistor R2 and a capacitor C2, a second resistor R3, a compensating unit 45, an OP amplifier 44, a current source 46, a decision unit 41, and a voltage slew rate detector 42. The functions of the first resistor R2, the capacitor C2, the second resistor R3 and the OP amplifier 44 are the same as those of corresponding elements in FIG. 3, and detailed description thereof will be omitted. In this embodiment, a first input terminal (positive input terminal) of the OP amplifier 44 is connected to the capacitor C2, and the second input terminal (negative input terminal) of the OP amplifier 44 is connected to the compensating unit 45.

Since a offset voltage V_{os} still exists between two input terminals of the OP amplifier 44 to cause the loop current I_{sw} , the present invention utilizes the

compensating unit 45 to generate a reversed compensating voltage V_{com} , which may reduce the voltage difference between the voltage V_{op} of the output terminal of the OP amplifier 44 and the voltage V_{ip} of the capacitor C2, in order to reduce the loop current I_{sw} . The compensating unit 45 may be a resistor, or other
 5 elements with the same function. In addition, the current source 46 is utilized to provide a compensating current I_{com} to cause a reversed compensating voltage V_{com} . In this embodiment, the compensating current I_{com} flows from the current source 46 to the compensating unit 45. Therefore, as long as a proper compensating current I_{com} is provided, it is possible to make the reversed
 10 compensating voltage V_{com} equal to the offset voltage V_{os} of the OP amplifier 44, thereby reducing or eliminating the loop current I_{sw} . The magnitude of the compensating current I_{com} of the current source 43 is generated by the decision unit 41 and the voltage slew rate detector 42.

FIG. 7 shows a flow chart of a method for generating a compensating
 15 current. The flow chart is utilized to generate the compensating current I_{com} of the loop filter of FIG. 6. The method includes the following steps.

Step S700: initialization.

Step S702: close the loop and get the locked control voltage V_{ctl} . The PLL's loop is first closed and the PLL operation is enabled until the locked state
 20 so as to generate the required control voltage V_{ctl} .

Step S704: open the loop of the PLL and get the voltage slew rate. The PLL's loop is opened (i.e., the control current is not provided to the loop filter)

and the voltage slew rate detector detects the slew rate SR of the control voltage Vctl.

Step S706: compare the absolute value of the voltage slew rate SR with a voltage threshold value. If the absolute value of the voltage slew rate SR is smaller than the voltage threshold value, the best compensating current Icom has been generated, and the process jumps to step S720. Otherwise, the process jumps to step S708.

Step S708: determine whether the polarity of the voltage slew rate SR is reversed. If yes, the process jumps to step S716. Otherwise, the process jumps to step S710.

Step S710: if the voltage slew rate SR is smaller than 0, it means that the compensating current is too great and the process jumps to step S712. Otherwise, jump to step S714.

Step S712: decrease the compensating current, and jump back to step S704.

Step S714: increase the compensating current and the jump back to step S704.

Step S716: increase the polarity converting times N.

Step S718: if the polarity converting times N is greater than 2, jump to step S720. Otherwise, jump back to step S704.

Step S720: end.

Of course, in the above-mentioned steps, since the resolution of decreasing or increasing the compensating current is limited, the voltage slew rate SR may

not be exactly adjusted to 0. Consequently, if the polarity converting times N in step S518 is greater than or equal to 2, it means that the optimum compensating current has been found. Of course, in step S720, it is also possible to further choose the compensating current of a smaller voltage slew rate SR during two
 5 polarity converting processes as the finally decided compensating current.

FIG. 8 is a circuit of a loop filter according to a third embodiment of the present invention. Referring to FIG. 8, the loop filter 40" of this embodiment includes a charge/discharge path constituted by a first resistor $R2$ and a capacitor $C2$, a second resistor $R3$, a compensating unit 45, an OP amplifier 44, a first
 10 current source 43, a second current source 46, a decision unit 41, and a voltage slew rate detector 42. The functions of the first resistor $R2$, the capacitor $C2$, the second resistor $R3$ and the OP amplifier 44 are the same as those of corresponding elements in FIG. 3, and detailed description thereof will be omitted. In this embodiment, a first input terminal of the OP amplifier 44 is connected to the
 15 capacitor $C2$ and a second input terminal of the OP amplifier 44 is connected to the compensating unit 45.

Since an offset V_{os} still exists between two input terminals of the OP amplifier 44 to cause the loop current I_{sw} , the invention utilizes the compensating unit 45 to generate a reversed compensating voltage V_{com} , which may reduce the
 20 voltage difference between the voltage V_{op} of the output terminal of the OP amplifier 44 and the voltage V_{ip} of the capacitor $C2$, in order to reduce the loop current I_{sw} . The compensating unit 45 may be a resistor. In addition, the

current sources 43 and 46 are utilized to provide a compensating current I_{com} to cause a reversed compensating voltage V_{com} . In this embodiment, the compensating current I_{com} may flow into or out of the compensating unit 45 according to the polarity of the first input terminal. Therefore, as long as a proper compensating current I_{com} is provided, it is possible to make the reversed compensating voltage V_{com} equal to the offset voltage V_{os} of the OP amplifier 44, thereby reducing or eliminating the loop current I_{sw} . The magnitude of the compensating current I_{com} of each of the current sources 43 and 46 is generated by the decision unit 41 and the voltage slew rate detector 42.

FIG. 9 is a circuit of a loop filter according to a fourth embodiment of the present invention. As shown in FIG. 9, the loop filter 90 of this embodiment is substantially the same as the loop filter 40" of the third embodiment of FIG. 8 except that the control current I_{cp} of this embodiment flows through a fourth resistor R_s and then to the first resistor R_2' and the second resistor R_3' . The fourth resistor R_s functions to reduce the magnitude of the resistance of each of the first resistor R_2' and the second resistor R_3' . That is,

$$R_s + R_2' || R_3' = R_2 || R_3 \quad \dots(3).$$

Of course, the fourth resistor R_s also may be applied to the loop filter 40 and 40' of the first and second embodiments.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this

invention not be limited to the specific construction and arrangement shown and described, since various other modifications may occur to those ordinarily skilled in the art.